mirror of
https://github.com/foxsen/archbase.git
synced 2026-07-05 11:28:25 +08:00
foxsen published a site update
This commit is contained in:
foxsen
@@ -60,6 +60,7 @@
|
||||
pre > code.sourceCode { white-space: pre; position: relative; }
|
||||
pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
|
||||
pre > code.sourceCode > span:empty { height: 1.2em; }
|
||||
.sourceCode { overflow: visible; }
|
||||
code.sourceCode > span { color: inherit; text-decoration: inherit; }
|
||||
pre.sourceCode { margin: 0; }
|
||||
@media screen {
|
||||
@@ -498,106 +499,106 @@ div.csl-indent {
|
||||
<h1>参考文献</h1>
|
||||
<div id="refs" class="references csl-bib-body">
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[1] </div><div class="csl-right-inline">RADIN G. The 801 minicomputer[J]. ACM SIGPLAN Notices, 1982, 17(4): 39–47.</div>
|
||||
<div class="csl-left-margin">[1] </div><div class="csl-right-inline">DESIKAN R, BURGER D, KECKLER S, 等. Sim-alpha: a <span>Validated</span>, <span>Execution</span>-<span>Driven</span> <span>Alpha</span> 21264 <span>Simulator</span>[J]. 2002.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[2] </div><div class="csl-right-inline">WEAVER D L, GERMOND T. The <span>SPARC</span> architecture manual: version 9[M]. Englewood Cliffs: PTR Prentice-Hall, 1994.</div>
|
||||
<div class="csl-left-margin">[2] </div><div class="csl-right-inline">RADIN G. The 801 minicomputer[J]. ACM SIGPLAN Notices, 1982, 17(4): 39–47.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[3] </div><div class="csl-right-inline">KESSLER R E. The <span>Alpha</span> 21264 microprocessor[J]. IEEE Micro, 1999, 19(2): 24–36.</div>
|
||||
<div class="csl-left-margin">[3] </div><div class="csl-right-inline">WEAVER D L, GERMOND T. The <span>SPARC</span> architecture manual: version 9[M]. Englewood Cliffs: PTR Prentice-Hall, 1994.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[4] </div><div class="csl-right-inline">GRONOWSKI P E, BOWHILL W J, DONCHIN D R, 等. A 433-<span>MHz</span> 64-b quad-issue <span>RISC</span> microprocessor[J]. IEEE Journal of Solid-State Circuits, 1996, 31(11): 1687–1696.</div>
|
||||
<div class="csl-left-margin">[4] </div><div class="csl-right-inline">KESSLER R E. The <span>Alpha</span> 21264 microprocessor[J]. IEEE Micro, 1999, 19(2): 24–36.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[5] </div><div class="csl-right-inline">The <span>PowerPC</span> architecture: a specification for a new family of <span>RISC</span> processors[M]. MAY C. 第2版. San Francisco: Morgan Kaufman Publishers, 1994.</div>
|
||||
<div class="csl-left-margin">[5] </div><div class="csl-right-inline">GRONOWSKI P E, BOWHILL W J, DONCHIN D R, 等. A 433-<span>MHz</span> 64-b quad-issue <span>RISC</span> microprocessor[J]. IEEE Journal of Solid-State Circuits, 1996, 31(11): 1687–1696.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[6] </div><div class="csl-right-inline">YEAGER K C. The <span>Mips</span> <span>R10000</span> superscalar microprocessor[J]. IEEE Micro, 1996, 16(2): 28–41.</div>
|
||||
<div class="csl-left-margin">[6] </div><div class="csl-right-inline">The <span>PowerPC</span> architecture: a specification for a new family of <span>RISC</span> processors[M]. MAY C. 第2版. San Francisco: Morgan Kaufman Publishers, 1994.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[7] </div><div class="csl-right-inline"><span>ARM</span> architecture reference manual[M]. SEAL D. Harlow: Addison-Wesley, 2006.</div>
|
||||
<div class="csl-left-margin">[7] </div><div class="csl-right-inline">YEAGER K C. The <span>Mips</span> <span>R10000</span> superscalar microprocessor[J]. IEEE Micro, 1996, 16(2): 28–41.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[8] </div><div class="csl-right-inline">THORTON J. Considerations in <span>Computer</span> <span>Design</span> - <span>Leading</span> up to the <span>Control</span> <span>Data</span> 6600[R]. 1963.</div>
|
||||
<div class="csl-left-margin">[8] </div><div class="csl-right-inline"><span>ARM</span> architecture reference manual[M]. SEAL D. Harlow: Addison-Wesley, 2006.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[9] </div><div class="csl-right-inline">SCHLANSKER M, RAU B R. <span>EPIC</span>: <span>An</span> <span>Architecture</span> for <span>Instruction</span>-<span>Level</span> <span>Parallel</span> <span>Processors</span>[R]. HPL_1999-111, HP Laboratories Palo Alto, 2000.</div>
|
||||
<div class="csl-left-margin">[9] </div><div class="csl-right-inline">THORTON J. Considerations in <span>Computer</span> <span>Design</span> - <span>Leading</span> up to the <span>Control</span> <span>Data</span> 6600[R]. 1963.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[10] </div><div class="csl-right-inline">ARM. <span>AMBA</span> specifications (<span>Rev</span> 2.0)[J]. 1999.</div>
|
||||
<div class="csl-left-margin">[10] </div><div class="csl-right-inline">SCHLANSKER M, RAU B R. <span>EPIC</span>: <span>An</span> <span>Architecture</span> for <span>Instruction</span>-<span>Level</span> <span>Parallel</span> <span>Processors</span>[R]. HPL_1999-111, HP Laboratories Palo Alto, 2000.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[11] </div><div class="csl-right-inline">AMD. <span>HyperTransport</span> <span>I</span>/<span>O</span> link specification revision 3.10[R]. HyperTransport Technology Consortium, 2010.</div>
|
||||
<div class="csl-left-margin">[11] </div><div class="csl-right-inline">ARM. <span>AMBA</span> specifications (<span>Rev</span> 2.0)[J]. 1999.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[12] </div><div class="csl-right-inline">PCI-SIG. <span>PCI</span> <span>Local</span> <span>Bus</span> <span>Specification</span> <span>Revision</span> 2.3[R]. 2002.</div>
|
||||
<div class="csl-left-margin">[12] </div><div class="csl-right-inline">AMD. <span>HyperTransport</span> <span>I</span>/<span>O</span> link specification revision 3.10[R]. HyperTransport Technology Consortium, 2010.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[13] </div><div class="csl-right-inline">PCI-SIG. <span>PCI</span> <span>Express</span> 2.0 <span>Base</span> <span>Specification</span> <span>Revision</span> 1.0[R]. 2006.</div>
|
||||
<div class="csl-left-margin">[13] </div><div class="csl-right-inline">PCI-SIG. <span>PCI</span> <span>Local</span> <span>Bus</span> <span>Specification</span> <span>Revision</span> 2.3[R]. 2002.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[14] </div><div class="csl-right-inline">JEDEC. <span>DDR2</span> <span>SDRAM</span> <span>SPECIFICATION</span>[R]. 2009.</div>
|
||||
<div class="csl-left-margin">[14] </div><div class="csl-right-inline">PCI-SIG. <span>PCI</span> <span>Express</span> 2.0 <span>Base</span> <span>Specification</span> <span>Revision</span> 1.0[R]. 2006.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[15] </div><div class="csl-right-inline">ALVERSON R, CALLAHAN D, CUMMINGS D, 等. The <span>Tera</span> computer system[J]. ACM SIGARCH Computer Architecture News, 1990, 18(3b): 1–6.</div>
|
||||
<div class="csl-left-margin">[15] </div><div class="csl-right-inline">JEDEC. <span>DDR2</span> <span>SDRAM</span> <span>SPECIFICATION</span>[R]. 2009.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[16] </div><div class="csl-right-inline">ANDERSON T E. The performance of spin lock alternatives for shared-money multiprocessors[J]. IEEE Transactions on Parallel and Distributed Systems, 1990, 1(1): 6–16.</div>
|
||||
<div class="csl-left-margin">[16] </div><div class="csl-right-inline">ALVERSON R, CALLAHAN D, CUMMINGS D, 等. The <span>Tera</span> computer system[J]. ACM SIGARCH Computer Architecture News, 1990, 18(3b): 1–6.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[17] </div><div class="csl-right-inline">GRAUNKE G, THAKKAR S. Synchronization algorithms for shared-memory multiprocessors[J]. Computer, 1990, 23(6): 60–69.</div>
|
||||
<div class="csl-left-margin">[17] </div><div class="csl-right-inline">ANDERSON T E. The performance of spin lock alternatives for shared-money multiprocessors[J]. IEEE Transactions on Parallel and Distributed Systems, 1990, 1(1): 6–16.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[18] </div><div class="csl-right-inline">YEW P-C, TZENG N-F, LAWRIE. Distributing <span>Hot</span>-<span>Spot</span> <span>Addressing</span> in <span>Large</span>-<span>Scale</span> <span>Multiprocessors</span>[J]. IEEE Transactions on Computers, 1987, C-36(4): 388–395.</div>
|
||||
<div class="csl-left-margin">[18] </div><div class="csl-right-inline">GRAUNKE G, THAKKAR S. Synchronization algorithms for shared-memory multiprocessors[J]. Computer, 1990, 23(6): 60–69.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[19] </div><div class="csl-right-inline">DALLY W J, TOWLES B P. Principles and <span>Practices</span> of <span>Interconnection</span> <span>Networks</span>[M]. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2004.</div>
|
||||
<div class="csl-left-margin">[19] </div><div class="csl-right-inline">YEW P-C, TZENG N-F, LAWRIE. Distributing <span>Hot</span>-<span>Spot</span> <span>Addressing</span> in <span>Large</span>-<span>Scale</span> <span>Multiprocessors</span>[J]. IEEE Transactions on Computers, 1987, C-36(4): 388–395.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[20] </div><div class="csl-right-inline">陈国良. 并行计算: 结构. 算法. 编程[M]. 高等教育出版社, 2011.</div>
|
||||
<div class="csl-left-margin">[20] </div><div class="csl-right-inline">DALLY W J, TOWLES B P. Principles and <span>Practices</span> of <span>Interconnection</span> <span>Networks</span>[M]. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2004.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[21] </div><div class="csl-right-inline">胡伟武. 共享存储系统结构[M]. 高等教育出版社, 2001.</div>
|
||||
<div class="csl-left-margin">[21] </div><div class="csl-right-inline">陈国良. 并行计算: 结构. 算法. 编程[M]. 高等教育出版社, 2011.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[22] </div><div class="csl-right-inline">胡伟武, 唐志敏. 龙芯1号处理器结构设计[J]. 计算机学报, 2003, 26(004): 385–396.</div>
|
||||
<div class="csl-left-margin">[22] </div><div class="csl-right-inline">胡伟武. 共享存储系统结构[M]. 高等教育出版社, 2001.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[23] </div><div class="csl-right-inline">HU W W, ZHANG F X, LI Z S. Microarchitecture of the <span>Godson</span>-2 <span>Processor</span>[J]. 计算机科学技术学报(英文版), 2005, 20(2): 243–249.</div>
|
||||
<div class="csl-left-margin">[23] </div><div class="csl-right-inline">胡伟武, 唐志敏. 龙芯1号处理器结构设计[J]. 计算机学报, 2003, 26(004): 385–396.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[24] </div><div class="csl-right-inline">HU W W, WANG J, GAO X, 等. Godson-3: <span>A</span> <span>Scalable</span> <span>Multicore</span> <span>RISC</span> <span>Processor</span> with x86 <span>Emulation</span>[J]. IEEE Micro, 2009, 29(2): 17–29.</div>
|
||||
<div class="csl-left-margin">[24] </div><div class="csl-right-inline">HU W W, ZHANG F X, LI Z S. Microarchitecture of the <span>Godson</span>-2 <span>Processor</span>[J]. 计算机科学技术学报(英文版), 2005, 20(2): 243–249.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[25] </div><div class="csl-right-inline">HU W W, WANG R, CHEN Y J, 等. Godson-<span>3B</span>: <span>A</span> <span>1GHz</span> <span>40W</span> 8-core <span>128GFLOPS</span> processor in 65nm <span>CMOS</span>[C]//<span>IEEE</span> <span>International</span> <span>Solid</span>-<span>State</span> <span>Circuits</span> <span>Conference</span>, <span>ISSCC</span> 2011, <span>Digest</span> of <span>Technical</span> <span>Papers</span>, <span>San</span> <span>Francisco</span>, <span>CA</span>, <span>USA</span>, 20-24 <span>February</span>, 2011. San Francisco, CA: 2011.</div>
|
||||
<div class="csl-left-margin">[25] </div><div class="csl-right-inline">HU W W, WANG J, GAO X, 等. Godson-3: <span>A</span> <span>Scalable</span> <span>Multicore</span> <span>RISC</span> <span>Processor</span> with x86 <span>Emulation</span>[J]. IEEE Micro, 2009, 29(2): 17–29.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[26] </div><div class="csl-right-inline">HU W W, ZHANG Y, YANG L, 等. Godson-<span>3B1500</span>: <span>A</span> 32nm 1.<span>35GHz</span> <span>40W</span> 172.<span>8GFLOPS</span> 8-core processor[C]//Solid-<span>State</span> <span>Circuits</span> <span>Conference</span> <span>Digest</span> of <span>Technical</span> <span>Papers</span> (<span>ISSCC</span>), 2013 <span>IEEE</span> <span>International</span>. 2013.</div>
|
||||
<div class="csl-left-margin">[26] </div><div class="csl-right-inline">HU W W, WANG R, CHEN Y J, 等. Godson-<span>3B</span>: <span>A</span> <span>1GHz</span> <span>40W</span> 8-core <span>128GFLOPS</span> processor in 65nm <span>CMOS</span>[C]//<span>IEEE</span> <span>International</span> <span>Solid</span>-<span>State</span> <span>Circuits</span> <span>Conference</span>, <span>ISSCC</span> 2011, <span>Digest</span> of <span>Technical</span> <span>Papers</span>, <span>San</span> <span>Francisco</span>, <span>CA</span>, <span>USA</span>, 20-24 <span>February</span>, 2011. San Francisco, CA: 2011.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[27] </div><div class="csl-right-inline">HU W, YANG L, FAN B, 等. An 8-<span>Core</span> <span>MIPS</span>-<span>Compatible</span> <span>Processor</span> in 32/28 nm <span>Bulk</span> <span>CMOS</span>[J]. IEEE Journal of Solid-State Circuits, 2013, 49(1): 41–49.</div>
|
||||
<div class="csl-left-margin">[27] </div><div class="csl-right-inline">HU W W, ZHANG Y, YANG L, 等. Godson-<span>3B1500</span>: <span>A</span> 32nm 1.<span>35GHz</span> <span>40W</span> 172.<span>8GFLOPS</span> 8-core processor[C]//Solid-<span>State</span> <span>Circuits</span> <span>Conference</span> <span>Digest</span> of <span>Technical</span> <span>Papers</span> (<span>ISSCC</span>), 2013 <span>IEEE</span> <span>International</span>. 2013.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[28] </div><div class="csl-right-inline">吴瑞阳, 汪文祥, 王焕东, 等. <span>龙芯GS464E处理器核架构设计</span>[J]. 中国科学:信息科学, 2015, 45(4): 480–500.</div>
|
||||
<div class="csl-left-margin">[28] </div><div class="csl-right-inline">HU W, YANG L, FAN B, 等. An 8-<span>Core</span> <span>MIPS</span>-<span>Compatible</span> <span>Processor</span> in 32/28 nm <span>Bulk</span> <span>CMOS</span>[J]. IEEE Journal of Solid-State Circuits, 2013, 49(1): 41–49.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[29] </div><div class="csl-right-inline">ROTEM E, NAVEH A, ANANTHAKRISHNAN A, 等. Power-<span>Management</span> <span>Architecture</span> of the <span>Intel</span> <span>Microarchitecture</span> <span>Code</span>-<span>Named</span> <span>Sandy</span> <span>Bridge</span>[J]. IEEE Micro, 2012, 32(2): 20–27.</div>
|
||||
<div class="csl-left-margin">[29] </div><div class="csl-right-inline">吴瑞阳, 汪文祥, 王焕东, 等. <span>龙芯GS464E处理器核架构设计</span>[J]. 中国科学:信息科学, 2015, 45(4): 480–500.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[30] </div><div class="csl-right-inline">MELLOR-CRUMMEY J M, SCOTT M L. Algorithms for scalable synchronization on shared-memory multiprocessors[J]. ACM Transactions on Computer Systems, 1991, 9(1): 21–65.</div>
|
||||
<div class="csl-left-margin">[30] </div><div class="csl-right-inline">ROTEM E, NAVEH A, ANANTHAKRISHNAN A, 等. Power-<span>Management</span> <span>Architecture</span> of the <span>Intel</span> <span>Microarchitecture</span> <span>Code</span>-<span>Named</span> <span>Sandy</span> <span>Bridge</span>[J]. IEEE Micro, 2012, 32(2): 20–27.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[31] </div><div class="csl-right-inline">AGARWAL A, BIANCHINI R, CHAIKEN D, 等. The <span>MIT</span> <span>Alewife</span> machine: architecture and performance[C]//Proceedings 22nd <span>Annual</span> <span>International</span> <span>Symposium</span> on <span>Computer</span> <span>Architecture</span>. 1995: 2–13.</div>
|
||||
<div class="csl-left-margin">[31] </div><div class="csl-right-inline">MELLOR-CRUMMEY J M, SCOTT M L. Algorithms for scalable synchronization on shared-memory multiprocessors[J]. ACM Transactions on Computer Systems, 1991, 9(1): 21–65.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[32] </div><div class="csl-right-inline">NVIDIA. <span>NVIDIA</span>’s <span>Next</span> <span>Generation</span> <span>CUDA</span> <span>Computer</span> <span>Architecture</span>[R]. 2009.</div>
|
||||
<div class="csl-left-margin">[32] </div><div class="csl-right-inline">AGARWAL A, BIANCHINI R, CHAIKEN D, 等. The <span>MIT</span> <span>Alewife</span> machine: architecture and performance[C]//Proceedings 22nd <span>Annual</span> <span>International</span> <span>Symposium</span> on <span>Computer</span> <span>Architecture</span>. 1995: 2–13.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[33] </div><div class="csl-right-inline">STROHMAIER E, DONGARRA J, SIMON H, 等. <span>TOP500</span> list[J].</div>
|
||||
<div class="csl-left-margin">[33] </div><div class="csl-right-inline">NVIDIA. <span>NVIDIA</span>’s <span>Next</span> <span>Generation</span> <span>CUDA</span> <span>Computer</span> <span>Architecture</span>[R]. 2009.</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[34] </div><div class="csl-right-inline">DESIKAN R, BURGER D, KECKLER S, 等. Sim-alpha: a <span>Validated</span>, <span>Execution</span>-<span>Driven</span> <span>Alpha</span> 21264 <span>Simulator</span>[J]. 2002.</div>
|
||||
<div class="csl-left-margin">[34] </div><div class="csl-right-inline">STROHMAIER E, DONGARRA J, SIMON H, 等. <span>TOP500</span> list[J].</div>
|
||||
</div>
|
||||
<div class="csl-entry">
|
||||
<div class="csl-left-margin">[35] </div><div class="csl-right-inline">BIENIA C, KUMAR S, SINGH J P, 等. The <span>PARSEC</span> benchmark suite: <span>Characterization</span> and architectural implications[C]//2008 <span>International</span> <span>Conference</span> on <span>Parallel</span> <span>Architectures</span> and <span>Compilation</span> <span>Techniques</span> (<span>PACT</span>). 2008: 72–81.</div>
|
||||
|
||||
Reference in New Issue
Block a user